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The introduction of strain in the channel of a
CMOS silicon transistor has been widely 
accepted as a way to boost integrated circuit 
performance by using a relatively simple change
in starting materials, allowing less aggressive 
scaling of the transistor’s gate length and oxide
thickness.The increased performance is achieved
through higher carrier mobility and reduced
source/drain resistance.
The technique has become an integral part of
the International Technology Roadmap for
Semiconductors (ITRS), starting at the 90 nm
technology node, and is considered a gift in the
way that it enables the postponement of the
implementation of more challenging process
options such as metal gates and non-planar
devices by one or two generation.
Global versus local strain 
There are two basic approaches to introduce
strain into the transistor channel: the global and
the local approach. Biaxial global strain — also
referred to as substrate-induced strain — is 
created over the whole wafer. Uniaxial local
strain is realized locally, in the transistor channel,
either by using strained compressive or tensile
contact etch stop layers for pMOS and nMOS
devices, respectively, or by the integration of 
silicon germanium (SiGe) in the source and drain
regions of the pMOS transistors.
Global strain for 
long-channel devices
In the case of global strain, stress is introduced
across the entire substrate.This is done by 
epitaxially growing a SiGe ‘buffer layer’on top of
the silicon substrate.When silicon is then grown on
top of this SiGe layer, the atoms in the silicon layer
align with those in the SiGe layer,which has a
slightly larger crystalline lattice (since 
germanium atoms are larger than silicon).This
increase in spacing (4% at most) between the 
silicon atoms produces biaxial strain in the silicon
channel,which changes the shape of the energy
bands both for electrons and holes.The result is
increased mobility and an increase in channel drive
current for a given device design, leading to
improved performance.The main advantage of this
approach is that it creates 
biaxial stress and thus can be used for both pMOS
and nMOS devices.Drawbacks of the 
global-strain technique are that all process steps
need to be adjusted, since you have to work with a
(slightly) different kind of substrate.Also, results
show that, for shorter transistor gate lengths, the
performance benefit of global strain decreases,
while that of local strain increases (see Figure 1).
A recent innovation by IMEC in this area is the
development of ultra-thin SiGe buffer layers, i.e. 220
nm instead of the conventional 2–5 µm.As well as
being cheaper, this thin strain-relaxed buffer layer
has the advantage that a standard CMOS shallow-
trench-isolation process can be used, followed by
selective epitaxy to grow the thin buffer layer.An
increase in mobility of up to 80% was measured on
large-area devices with this thin SiGe buffer layer
beneath the strained silicon layer.This mobility
improvement is 
consistent with values obtained on commercially
available thick strain-relaxed buffer layers.
Local strain based on 
stress liners
Local strain based on stress liners refers to a
technique where stress is engineered into the
transistor channel by means of dielectric (e.g.
nitride) layers which are deposited around the
gate after front-end-of-line processing (see 
Figure 2).The stress along the channel direction
has a different impact on holes and electrons.
For this reason, two types of strain-inducing films
are required: tensile films for nMOS and 
compressive films for pMOS.The deposition
parameters of the epitaxial process determine
the kind of strain that is created by the films.
The integration of dielectric layers has increased
nMOS and pMOS device performance by about
10–30% compared to unstrained reference 
transistors.
The above-mentioned stressed-liner technique
can be used in combination with an adjusted
wafer orientation. Instead of using a standard
(100)/<110> substrate, a (100) substrate with a
<100> notch orientation can be used.This 
channel orientation will improve pMOS devices
intrinsically by about 15–20%, and the pMOS
devices are virtually stress-insensitive. nMOS
devices can therefore be improved by applying a
tensile barrier layer, without deterioration of the
pMOS transistors.This combined technique
offers the advantage that you only need one type
of strain technique for both nMOS and pMOS
transistors.
Local strain based on SiGe 
in the source and drain
Another way to introduce local strain is by
replacing conventional silicon source and drain
(S/D) regions by SiGe source and drain regions.
This is done by etching a recess into the Si and
selectively growing an epitaxial layer of SiGe.
Because the lattice constant of the SiGe is larger
than that of Si, the channel region between the
two SiGe S/D regions is placed under uniaxial
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Strained silicon — the
key to sub-45 nm CMOS 
Strain techniques, such as incorporating
SiGe, should boost performance in future
generations of CMOS silicon transistors
without the need to radically scale transistor
dimensions. Although strain is already used
for some technology nodes, more knowledge
needs to be developed, e.g. on the relation-
ship between strain, carrier mobility and
device performance, to employ it further.
Also, combination with other options, such
as MuGFETs, high-k materials and metal
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Figure 1. For shorter transistor gate lengths, the benefit of global strain decreases, while that of local strain increases. 
Figure 2. Local stress in the channel can be achieved by depositing stress liners around the gate. A tensile layer improves
nMOS devices (left) while compressive layers are needed to improve pMOS devices (right). 
Improvements 
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Figure 1. For shorter transistor gate lengths, the benefit of global strain decreases, while that of local strain increases. 
Figure 2. Local stress in the channel can be achieved by depositing stress liners around the gate. A tensile layer improves
nMOS devices (left) while compressive layers are needed to improve pMOS devices (right). 
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stress boosts the mobility of holes and thus
pMOS performance. Improvements of about 65%
in drain current can be achieved using SiGe
source/drain regions compared to standard
pMOS devices.This is interesting, since pMOS is
always the worst-performing component in 
circuits, due to the intrinsic lower hole mobility
compared to the electron mobility.Any tech-
nique that can boost the performance of pMOS
to the level of nMOS is therefore considered
advantageous.
Recent results on SiGe
source/drain local-strain
technology
SiGe source/drain pMOS technology has been
widely accepted as a viable and manufacturable
way to boost device performance. However,
questions remain about the impact of active-area
dimensions and the reliability of strained
devices.
Recently, IMEC performed a study to compare
stress and performance in isolated and dense
pMOS transistors with SiGe S/D regions.The 
45 nm isolated devices with large active area
dimensions showed an extremely large improve-
ment in drive current of about 65%.The stress in
the channel of these isolated devices is very
much dependent on the length of the source and
drain areas. Indeed, a smaller source–drain length
implies a smaller volume of compressively
strained SiGe, and thus a smaller amount of stress
in the channel. For dense 45 nm transistor 
layouts, a larger volume of SiGe is present 
compared to isolated transistor structures (see
Figure 4). This results in higher stress values and
faster saturation of the stress levels for large 
poly-to-poly distances.
TDDB and NBTI techniques were used to test
the oxide reliability of SiGe S/D pMOS devices.
It was shown that, at a supply voltage of –1 V, the
predicted lifetime was at least 10 years and that
the oxide reliability was not degraded by using
the SiGe S/D technology.
MuGFETs with SiGe
source/drain 
Non-planar multiple-gate devices (MuGFETs) are
candidates for the sub-45 nm technology node,
since they show an increased control over 
short-channel effects and therefore better scala-
bility. Since the SiGe S/D strain technique has
proved to be beneficial for planar devices, it is
also expected to boost the performance in 
non-planar MuGFET devices. MuGFET devices
have two (110) channels in the sidewalls, with
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Figure 3. Applying SiGe in source and drain areas can realize compressive local strain, which is suited to boosting the 
performance of pMOS devices. 
Figure 4. Simulated structure for isolated transistors (left) and dense transistors (right), showing stress in the channel direction.
For dense 45 nm
transistor 
layouts, a larger












an intrinsically higher hole mobility than the
(100) channels.The stress effect would be added
to this orientation effect and extra boost pMOS
performance.
For the first time, IMEC was able to demonstrate
that strained SiGe in the source and drain regions
of pMOS MuGFET devices boosts their perform-
ance by 25%, at a fixed off-state condition (see
Figure 5). It was found that 10–15% of this
improvement was attributed to a decrease in
series resistance, while the other portion is attrib-
uted to the strain enhancement of the 
transport characteristics.
Conclusion 
In the same way that scaling has increased tran-
sistor performance, strain techniques are expect-
ed to boost performance further in future genera-
tions of CMOS transistors without the necessity
to radically scale transistor dimensions.Although
strain techniques are already used by industry for
some technology nodes, more knowledge needs
to be developed, for example on the relationship
between strain in the silicon, carrier mobility and
device performance, to employ it further in future
technology nodes.Also, the combination of strain
techniques with other options, such as MuGFETs,
high-k materials and metal gates, is being consid-
ered to keep on track with Moore’s law.
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Figure 5. MuGFET with SiGe source and drain regions
introducing compressive strain in the channels and 
boosting the performance by 25%. 
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